Specification and Verification of the PowerScale™ Bus Arbitration Protocol: An Industrial Experiment with LOTOS

Ghassan Chehaibar, Hubert Garavel, Laurent Mounier, Nadia Tawbi, Ferruccio Zulian

N° 2958
August 1996
Specification and Verification of the PowerScale™ Bus Arbitration Protocol: An Industrial Experiment with LOTOS

Ghassan Chehaibar, Hubert Garavel, Laurent Mounier, Nadia Tawbi, Ferruccio Zulian

Thème I — Réseaux et systèmes
Projet Spectre

Rapport de recherche n° 2958 — August 1996 — 17 pages

Abstract: This paper presents the results of an industrial case-study concerning the use of formal methods for the validation of hardware design. The case-study focuses on PowerScale™, a multi-processor architecture based on PowerPC™ micro-processors and used in Bull's Escala™ series of servers and workstations. The specification language LOTOS (ISO International Standard 8807) was used to describe formally the main components of this architecture (processors, memory controller and bus arbiter). Four correctness properties were identified, which express the essential requirements for a proper functioning of the arbitration algorithm, and formalized in terms of bisimulation relations (modulo abstractions) between finite labelled transition systems. Using the compositional and on-the-fly model-checking techniques implemented in the CADP (CASAR/ALDEBARAN) toolbox, the correctness of the arbitration algorithm was established automatically in a few minutes.

Key-words: Formal methods, Formal description techniques, Protocol engineering, Hardware design, LOTOS, Verification, Validation, Model-checking, Labelled Transition Systems, Bisimulations.

Unité de recherche INRIA Rhône-Alpes
655, avenue de l’Europe, 38330 MONTBONNOT ST MARTIN (France)
Téléphone : (33) 76 61 52 00 – Télécopie : (33) 76 61 52 52

(Résumé : tspv)


* Bull S.A., Rue Jean-Jaurès, F-78340 Les Clayes-sous-Bois, France. E-mail: Ghassan.Chehaibar@inrialpes.fr, Tawbi@ift.ulaval.ca
† Inria Rhône-Alpes / Verimag, Miniparc-Zirst, rue Lavoisier, F-38330 Montbonnot Saint-Martin, France. E-mail: Hubert.Garavel@imag.fr, Laurent.Mounier@imag.fr
‡ Bull H.N., I-20010 Pregàna Milanese, Italy. E-mail: F.Zulian@it12.bull.it
§ PowerScale and Escala are registered trademarks of Bull. PowerPC is a registered trademark of the International Business Machines Corporation.
Spécification et vérification de l'architecture PowerScale™ :
une expérience industrielle avec LOTOS

Résumé : Ce rapport présente les résultats d'une étude de cas industrielle sur l'utilisation de méthodes formelles en conception de matériel. Cette étude de cas porte sur PowerScale™, une architecture multi-processeurs, basée sur les processeurs PowerPC™, qui est utilisée dans les serveurs et stations de travail de la gamme Bull Escala™. Le langage de spécification LOTOS (norme internationale Iso 8807) a été utilisé pour décrire formellement les principaux composants de cette architecture (processeurs, contrôleur de mémoire et arbitre de bus). Quatre propriétés essentielles caractérisant le fonctionnement attendu de l'algorithme d'arbitrage des bus ont été identifiées et formalisées en termes de relation de bisimulation entre systèmes de transitions étiquetées finis (modulo certaines abstractions). En utilisant les techniques de vérification compositionnelles et à la volée qui sont implémentées dans la boîte à outils CADP (CÉSAR/ALDÉBARAN), la correction de l'algorithme d'arbitrage a pu être établie automatiquement en quelques minutes.

Mots-clé : Méthodes formelles, Techniques de description formelle, Ingénierie des protocoles, Conception de matériel, LOTOS, Vérification, Validation, Systèmes de transitions étiquetées, Bisimulations.
1 Introduction

The design of hardware systems involves methodologies based upon hardware description languages such as VHDL [IEE93] or Verilog [IEE95]. These languages support various description levels, including architectural, behavioural, register-transfer, gate and switch levels. Many tools exist for simulating the descriptions written in these languages, synthesizing implementations automatically, and generating test sequences.

However, if one is only interested in the high-level functional design of a hardware system, namely the correctness of the distributed algorithms used in hardware systems (e.g., bus arbitration protocols, cache coherence protocols, etc.), then hardware description languages are perhaps not the best candidates for modelling these distributed algorithms. These languages are probably too detailed for this specific problem. Many hardware-related details have to be described, although they are not directly relevant to the algorithms themselves; this may result in overspecification issues. Moreover, since the descriptions are overly complex, the simulation tools handle them often slowly. One may therefore wonder whether the Formal Description Techniques (FDT) defined for computer networks and telecommunication systems could not be also applied with profit to the distributed algorithms used in hardware systems.

In this paper, we investigate the use of LOTOS\(^1\) [ISO88b] for the formal specification and verification of the bus arbitration algorithm used in Bull's PowerScale\(^\text{TM}\) architecture. We selected LOTOS for this case-study because its underlying semantics model is based on the rendez-vous paradigm, which is appropriate for the description of hardware entities (processors, memory controllers, etc.) communicating by means of electrical signals sent on wires. The possibility of using LOTOS for the description of hardware systems was already pointed out in [FL93] and [ST93]. For this reason, we used LOTOS rather than other protocol description languages such as ESTELLE [ISO88a] and SDL [IT92] based on infinite Fifo queues, which are clearly not adapted to our problem. There are several possible specification styles in LOTOS [VSS88]: for this case-study, we adopted an imperative approach (the so-called resource-oriented style) in which LOTOS is used as a concise and readable language to describe a set of extended finite-state machines (i.e., automata with state variables) running in parallel and communicating using rendez-vous. In this approach, each architecture component (processors, bus arbiter, etc.) is represented by an extended finite-state machine, possibly refined into sub-components.

To express the expected functioning properties of the bus arbiter, we identified four correctness requirements, and proved them automatically using the CADEP (CÆSAR/ALDÉBARAN) toolbox [FGM*92, FGK*96]. These requirements were expressed using Labelled Transition Systems (LTSS) and the verification process was based on the comparison of LTSS modulo equivalence or preorder relations. This choice was also motivated by the existence in the CADEP toolbox of a powerful tool, ALDÉBARAN, for checking bisimulation relations, which was available at the time of our case-study (more recent versions of the CADEP toolbox also include evaluators for temporal logic formulas).

This article is organized as follows. Section 2 presents the PowerScale\(^\text{TM}\) architecture and gives the main facts about its formal description in LOTOS. Section 3 focuses on the bus arbitration protocol. Section 4 sketches the four correctness properties, informally first, then formally. After a brief overview of the CADEP toolbox, Section 5 presents the verification approach we followed and the results we obtained. Finally, some concluding remarks are drawn in Section 6.

\(^1\)Language Of Temporal Ordering Specification
2 The PowerScale architecture

PowerScale™ [BR95] is an original, Bull-patented, symmetrical multiprocessor architecture using IBM's PowerPC™ processors. The PowerScale™ architecture is used in Bull's Escala™ series of servers and workstations. A schematic view of this architecture (reproduced from [BR95] with minor adaptations) is shown on Figure 1.

Figure 1: The PowerScale™ architecture

The PowerScale™ architecture supports up to four nodes, each node containing two PowerPC™ processors. There is also a fifth node specially dedicated to the control of input/output operations. All the processors share a global memory array. In addition, each processor is equipped with a data cache that allows to speed up accesses to the shared memory. To maintain the consistency between the different caches of the processors, the PowerScale™ architecture uses a MESI (Modified, Exclusive, Shared, Invalid) snoopy-based protocol (see, e.g., [PP84] with a slightly different terminology) implementing the weak consistency storage model [GLL+90].
The processors access the shared memory using two 64-bit buses: an address bus and a data bus. The address bus is used for command transfer. A command is a data structure containing several fields: the type of operation (read, write, invalidation of a data stored in a cache, etc.), the address concerned by the operation, and various other fields such as: tags associated to the data sent as response to a read operation, bits related to the cache coherence protocol, etc. The precise knowledge of the command format is not required for our case-study.

The data bus is implemented as a crossbar switch (named DCB for Data Cross Bar). It centralizes five 64-bit data paths originating from the four nodes and the input/output dedicated node. It is connected to the shared memory via a third 256-bit bus (named MA-bus).

The System Memory Controller (SMC) is connected to the address bus and is in charge of controlling the memory, the DCB and the MA-bus. It switches data paths in DCB and orders transfers through the MA-bus.

Finally, the Arbiter (ARB) is connected to all the processors and to the SMC. It is in charge of the arbitration of the address bus and data paths. It takes care to avoid conflicts when granting the address and data buses to the processors and the SMC.

After reading the relevant documents defining the PowerScale™ architecture, we produced a 2,000 lines formal description in LOTOS of the overall architecture, together with a 30-pages technical document. Although this description could be compiled and simulated, it was not appropriate for a formal verification, for two reasons: it was too large for being analyzed exhaustively and, at the same time, some critical parts were not detailed enough to allow thorough analysis.

We therefore decided to focus on the bus arbitration protocol, which was a challenging target for both researchers and industrialists because of its complexity and its essential role in the PowerScale™ architecture.

3 Formal description of the arbitration protocol

The purpose of this section is to show the different steps that led us to get the abstract model of the PowerScale™ arbiter on which we performed our verification.

In order to verify the arbiter functions, we have built a formal description in which the arbiter is detailed, together with its surrounding devices: the processors and the SMC. Therefore, at the highest description level, we consider three types of communicating processes: the arbiter, the processors, and the SMC. However, the behaviour of processors and the SMC are abstracted away to modelize only the interactions with the arbiter.

To keep verification tractable, we made some simplifying assumptions, all of which are compatible with the actual PowerScale™ architecture. Firstly, we have only modeled the arbitration mode for PowerPC™ 620 processors, while the actual arbiter has slightly different modes for PowerPC™ 601 and 604 processors.

Secondly, we decided to consider only a single node with two processors (noted P0 and P1 in the sequel). Consequently, the arbiter which we model manages the address bus and a single data path, whereas the actual arbiter manages the address bus and five data paths. This simplification is sound, since the five data paths are managed by the PowerScale™ arbiter in a completely independent way. Only the address bus arbitration protocol is concerned by this change, because it must handle two processors instead of ten; however, it was written in a generic way, i.e., it is parameterized by the number of processors.
3.1 The processors

Each processor has access to two buses: the address bus and a data bus. Before accessing each bus, a processor must emit a request and obtain a grant from the arbiter. Depending upon the type of operation to perform, the processor may ask for a single bus or both. Each processor can issue three types of operations:

- In response to an **address bus request** (ABR), the processor receives an **address bus grant** (ABG): this is the case of address-only operations, which include read operations, cache invalidation requests, etc. For these operations, a command is sent on the address bus.
- In response to a **processor data bus request** (PDBR), the processor receives a **processor data bus grant** (PDBG): this is the case of interventions, i.e. data-only (cache to cache) operations in which a processor $P_i$ provides data to another processor $P_j$ in response to a read operation from $P_j$.
- In response to an **address-data bus request** (ADBR) the processor receives first an ABG, then a PDBG: this is the case of address-data operations. These are write operations to the memory. The address bus is used to send the command and the data bus is used to send the data. The command and the data are sent asynchronously on the two buses.

In our LOTOS description, we only model the bus requests and grants and forget about the actual operations (read, write, intervention). So, each processor is refined into two communicating sub-processes:

- The process **DATA_SENDER** is in charge of sending data on the data bus. When this process is activated, it can either send a data and free the bus or free the bus without sending data.
- The process **MASTER** is in charge of emitting all bus requests, obtaining bus grants, and sending commands on the address bus. In particular, when obtaining a PDBG (for a write operation or an intervention), it activates the DATA_SENDER process and can immediately start to emit a new ABR (even if the data bus has not been freed yet); therefore, several bus operations can be processed in parallel.

3.2 The System Memory Controller

In the actual POWERSCALE™ architecture, the SMC is connected to the address bus, the data crossbar (DCB), the memory, and the arbiter. But, since we only deal with a single node, we need not model all the details of the DCB; instead, we regard it as a simple bus: hence, we can assume that the SMC is directly connected to the data bus.

For each data path, there are two internal registers in the SMC (called DIRs for Data In Registers). A DIR is a one-slot buffer designed to receive data emitted by the processor. When a processor emits a write operation, the corresponding operand (sent by the DATA_SENDER process) is temporarily stored in a DIR until it is written to the memory, which frees the DIR. A processor is not granted a PDBG unless there is a free DIR available in the SMC.

When a processor wants to perform a read operation, the SMC emits a **Memory Data Bus Request** (MDBR) to obtain the data bus connected to this processor and, after obtaining a **Memory Data Bus Grant** (MDBG), orders the data transfer from the memory to the processor.

For the purpose of our case-study, it was not necessary to model the SMC behaviour in full detail. We made appropriate abstractions instead and split the SMC in two communicating sub-processes.
• The process SMC_DI_STAT maintains the number of busy DIRs in the SMC. This number is incremented when a processor sends data. On the opposite, a copy from a DIR to the memory decrements this number. As we have no specific LOTOS process to represent the memory, we consider that the decrementation can occur non-deterministically when the number of busy DIRs is greater or equal to 1.

• The process M_DATA_REQ is in charge of emitting MDBRs and receiving MDBGs. We do not model data sending itself, since it is independent from the arbitration mechanism itself: the important events are requests and grants for the data bus.

3.3 The arbiter

The arbiter is the core of our modelling. When trying to formalize its behaviour, a number of questions arose, which required further technical explanations from the designer of the POWERSCALE™ arbiter [Zul95].

The arbiter communicates with the processors and the SMC. It manages the address bus and the data bus simultaneously. The address bus is accessed by the processors; the data bus is accessed by the processors and the SMC. The arbitration strategies for both buses are based upon the same round robin algorithm: the arbiter maintains a circular list of devices\textsuperscript{2} and a current pointer in this list; it continuously scans the list, starting from the current pointer and seeking for the first device with a pending bus request. If such a device exists, it is delivered a bus grant and the current pointer is moved to the next device in the circular list. Otherwise, the current pointer is kept unchanged.

In addition to its arbitration role, the arbiter implements a mechanism to control the flow of data sent to the SMC: when both DIRs of the SMC are busy, the arbiter does not deliver PDBGs to the processors. Hence, the round robin algorithm implemented in the data arbiter is slightly different from the above description. When both of the two DIRs are busy, the arbiter issues grants only for the memory and does not move the current pointer after giving a grant. This mechanism is called masking.

In our modelling, we refined the arbiter in four communicating sub-processes:

• The process RND_ADDR_ARB is in charge of the address bus. It receives ABR and ADBR requests from the processors and delivers the corresponding ABG grants to the processors on a round-robin basis. For an ADBR request, when the corresponding ABG is delivered to the processor, an internal data bus requests (IDBR) is put in a FIFO queue in order to be served later by the data bus arbiter. This FIFO queue ensures that the PDBG grants generated for ADBR requests are delivered in the same order as ABG grants.

• The process INT_PDBG_FIFO implements a FIFO queue in which the ABG grants generated for ADBR requests are stored, before being transmitted to the data arbiter as IDBR.

• The process RND_DATA_ARB is in charge of the data bus (in the actual POWERSCALE™ architecture, there are five such processes, one per data path). It receives data bus requests originating from the processors (PDBR), from the SMC (MDBR), or from the FIFO queue (IDBR). It delivers grants on a round-robin basis and taking into account the number of busy DIRs in the SMC (if the two DIRs are busy, the current pointer is not moved after an MDBG).

• The process ARB_DII_STAT maintains the number of busy DIRs according to signals it gets from SMC_DII_STAT. It informs the data arbiter whether to deliver PDBGs to the processors or not.

\textsuperscript{2}i.e., the processors and, in the case of the data bus, the SMC
3.4 The LOTOS description

A LOTOS description representing the arbitration protocol (arbiter, processors and SMC) was developed. This specification contains 760 lines of code (including a few comment lines), divided into 200 lines (26%) for the data part and 560 lines (74%) for the control part. The data part contains 6 type definitions (3 enumerated types, 2 tables used for the round-robin algorithm, and 1 FIFO queue) and 14 process definitions (corresponding to the aforementioned processes and their parallel combinations at different levels).

Figure 2 gives an overview of the arbitration protocol. Only a single, generic processor is represented; it is noted P \( \text{pid} \), where \( \text{pid} \) is a parameter denoting the index of the processor (0 or 1). The arbiter, the generic processor, and the SMC are refined in sub-processes, as explained above. Boxes represent LOTOS processes and lines between boxes represent communication gates between processes. For instance, the processor P \( \text{pid} \) and the arbiter communicate via the gate labelled ABR \( \text{pid} \), which expresses the fact that each processor can send to the arbiter an address bus request ABR parametrized by its index.

Figure 2: The LOTOS program structure
4 Behavioural expression of the requirements

Before performing verification, it is necessary to define which functioning properties have to be verified. We identified four requirements related to bus arbitration and data transfer from the different devices (processors and memory). We found more suitable and easier to describe these requirements using behavioural specifications rather than temporal logic formulas. We adopted the following approach: from an abstract point of view, let us assume that we can translate the whole LOTOS description of the arbitration protocol into a (large) LTS, which we will note arb in the sequel. Then, for each requirement, we define another, much smaller LTS, which we will note req. To express that the arbitration protocol satisfies this requirement, we state that arb and req are related modulo a given equivalence relation or a given preorder relation.

Notice that, as the various LTSs req are generally small, they can be specified simply by listing their states and transitions. In our case-study, we chose to specify them directly in LOTOS and to use software tools to automatically generate the corresponding LTSs. This allowed us to write generic requirements, parameterized with a processor identifier pid, which can be easily instantiated with either P0 or P1. However, in this paper, we show the LTSs themselves, rather than the LOTOS code from which they were produced.

When comparing arb and req, abstraction criteria have to be used, as arb contains many details which are not relevant to the requirement being expressed. Thus, LTSs have to be abstracted when compared, by hiding all transitions that are not to be observed. For instance, if we want to prove properties about the address arbitration fairness, we need to hide all transitions but ABR and ABG. In the sequel, we adopt the following convention: any action in arb that is not present in req is to be hidden. Hence we observe only actions related to the property we want to prove.

We now present the four requirements and their expression in terms of equivalence or preorder relations:

**Proper response to bus requests:** When a processor Pi issues a bus request, it is always possible to satisfy this request by delivering to Pi the corresponding grant(s). More precisely, each ABR !Pi may be followed by an ABG !Pi; each PDBR !Pi may be followed by a PDBG !Pi; each ADBG !Pi can be followed by an ABG !Pi and then a PDBG !Pi.

These response properties state that it is always possible for each bus request to be followed by the corresponding bus grant(s); this proves the deadlock-freeness of the arbiter in addition to proper bus granting. These properties do not state that bus grant(s) are eventually delivered, due to the presence of r-cycles in the model caused by the non-deterministic interleaving semantics and absence of fairness assumption.

To express this requirement for processor P0, we state that the abstracted arb should be branching equivalent [vGW89] to the graph req shown on Figure 3. We use branching equivalence because it preserves the deadlocks.

We express the same property for processor P1 by using another req in which P0 and P1 are interchanged.

**Fairness of the arbitration:** While a processor Pi has issued a bus request and is waiting for the corresponding grant(s), at most one bus request emitted by the other processor can be granted. For instance, if an ABR (resp. PDBR) request of P0 is waiting, at most one ABG (resp. PDBG) grant may be delivered to P1 before an ABG (resp. PDBG) grant is delivered to P0.

To express this requirement for the address bus and processor P0 only, we state that the abstracted arb should be included, modulo the safety preorder [BFG+91], in the graph req
shown on Figure 4. We also need to verify three similar properties, for the data bus as well, and by interchanging processors P0 and P1.

**Order of grants for address-data requests:** When both processors P0 and P1 issue ADBR requests, the PDBGs should be delivered in the same order than the ABGs. For instance, if ABG !P0 precedes ADBR !P0, then PDBG !P0 should also precede PDBG !P1.

To express this requirement for processor P0, we state that the abstracted arb should be included, modulo the safety preorder, in the graph req shown on Figure 5. This guarantees that all execution trees of the arbiter are covered by req. The same property should hold when P0 and P1 are interchanged.

**Correctness of the DBG flow control:** When both processors are granted the data bus, they can send data that will be stored in the two DIRs of the SMC (see Section 3.2 above). The correctness of the flow control mechanism is expressed by two properties: (a) it is not possible to send a data when the two DIRs are busy (which implies that no PDBG is delivered when the two DIRs are busy); (b) it is always possible to free a DIR so that data sending becomes possible.

To express these two properties at once, we state that the abstracted arb should be branching equivalent to the graph req shown on Figure 6, which is nothing but a two-slot buffer.
Figure 5: Property graph #3 (Order of grants for address-data requests)

Figure 6: Property graph #4 (Correctness of the DBG flow control)
Instead of branching equivalence, other equivalences, such as the well-known observation equivalence
[Mil89] could have been used. We preferred branching equivalence because there exist efficient
algorithms for it [GV90, Mou92], some of which are implemented in ALDEBARAN. Although branching
equivalence is stronger than observational equivalence in the general case, both equivalences coincide
if the property graph does not contain $\tau$-transitions [Mou92], which is the case here.

Similarly, trace inclusion could have been used instead of safety preorder. We preferred the latter since
it is efficiently implemented in ALDEBARAN. Moreover, both relations coincide when the property
graphs are deterministic, which is the case here.

5 Verification

In this section, we briefly present the approach used to verify the LOTOS description of the arbitration
protocol. For this case-study, we used only a subset of CADP toolbox, namely the CÆSAR. ADT
[Gar99, GT93], CÆSAR [GS90], XSIMULATOR, and ALDEBARAN [Fer90, FKM93] tools. CÆSAR. ADT
and CÆSAR are LOTOS-to-C compilers; additionally, CÆSAR can generate an LTS corresponding to a
LOTOS description. XSIMULATOR is an interactive, X-WINDOWS-based simulator, offering unlimited
backtracking facilities. ALDEBARAN compares two LTSs with respect to equivalence or preorder
relations; an important feature of ALDEBARAN is on-the-fly verification: it can also compare a system
defined by a parallel composition of LTSs against another LTS.

Once the LOTOS description was written, we performed a first debugging by compiling its data
part (using the CÆSAR. ADT compiler), compiling its control part (using the CÆSAR compiler), and
analyzing a subset of its behaviour (using XSIMULATOR). XSIMULATOR revealed some deadlocks,
which have been fixed.

As regards performances, all our experiments were carried out on a low-end Sparc machine, with
40 Mbytes of main memory. From the LOTOS description (720 lines, 32 kbytes), CÆSAR. ADT
generated a C file for the data types (1,044 lines, 42 kbytes) and CÆSAR generated a C file for the
behaviour part (2,241 lines, 92 kbytes). Linking and compiling these C files together produced a
small executable program (49 kbytes). Performing the whole translation and starting the simulation
takes less than one minute.

However, interactive simulation is not sufficient to ensure the correctness, as it only gives a very
limited coverage of all possible execution sequences. To perform full verification, we tried to generate
exhaustively arb (the LTS of the arbitration protocol) using CÆSAR. This “brute-force” approach
failed due to memory limitations, after generating 580,000 states and 1,540,000 transitions approximately.

We therefore switched to another compositional approach, based on a divide and conquer paradigm.
We split the arbitration protocol into three parallel components noted ARB_COMP_1, ARB_COMP_2, and
ARB_COMP_3. This decomposition is shown on Figure 7. It is worth noticing that the splitting is not
done according to the hardware components (the arbiter, the processors and the SMC), but in
a transversal way, by grouping together sub-processes belonging to different hardware components.
There are many possible decompositions; we present here the one we found to give satisfactory results.
A rule of thumb is to put together the processes which constraint each other, i.e., which have many
interactions together: this reduces the size of the generated LTS.

For each of the three parallel components we generated the corresponding LTS using CÆSAR and
reduced this LTS modulo strong bisimulation using ALDEBARAN. This happened to be tractable
since the complexity of each component remains within the amount of memory available on our
machine. The following table gives, for each component, the number of states $S$ and the number of

INRIA
Figure 7: The LOTOS program decomposition
transitions \( T \) of the LTS generated by C\textsc{æ}s\textsc{æ}r, the number of states \( S' \) and the number of transitions \( T' \) of the LTS reduced by A\textsc{ld\textsc{é}b\textsc{ar}an, as well as the durations \( G \) and \( R \) spent for generating and reducing these LTSs.

<table>
<thead>
<tr>
<th>component</th>
<th>( S )</th>
<th>( T )</th>
<th>( S' )</th>
<th>( T' )</th>
<th>( G )</th>
<th>( R )</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARB_COMP_1</td>
<td>176,810</td>
<td>566,270</td>
<td>6,746</td>
<td>21,191</td>
<td>8 mn</td>
<td>25 mn</td>
</tr>
<tr>
<td>ARB_COMP_2</td>
<td>8,582</td>
<td>32,768</td>
<td>183</td>
<td>427</td>
<td>&lt; 1 mn</td>
<td>&lt; 1 mn</td>
</tr>
<tr>
<td>ARB_COMP_3</td>
<td>588</td>
<td>1,798</td>
<td>237</td>
<td>687</td>
<td>&lt; 1 mn</td>
<td>&lt; 1 mn</td>
</tr>
</tbody>
</table>

Thanks to this decomposition, the problem is reduced to the verification of a system (noted \textsc{redarb}) consisting of three communicating state machines. Notice that, even after minimizing each component, the potential number of states of \textsc{redarb} is still high \((6,746 \times 183 \times 237 \approx 2.9 \times 10^9 \) states). Notice also that a greater reduction might have been achieved by minimizing each component modulo branching bisimulation instead of strong bisimulation (such minimizations are correct because of the nature of the four properties to be proven and due to the fact that both strong and branching bisimulation are congruences with respect to LOTOS parallel composition operators).

To perform verification, we used A\textsc{ld\textsc{é}b\textsc{ar}an to compare on-the-fly \textsc{redarb} with each \textsc{req} graph expressing the expected properties; by doing so, each property was verified in less than one minute.

Then, we modified our LOTOS description to implement a different version of the data arbitration algorithm, in which the current pointer is always moved to the next item in the circular list after delivering an \textsc{mdbg}, which means that this different version does not implement the masking mechanism described in Section 3.3. This version of the algorithm was considered one moment by the designers of the PowerScale\textsuperscript{TM} architecture, but it was discarded and not implemented. A\textsc{ld\textsc{é}b\textsc{ar}an discovered that, for this modified algorithm, the fairness property was no longer satisfied.

6 Conclusion

This paper reports the results of an industrial experimentation of formal methods. The aim of this case-study was to investigate whether the Formal Description Technique LOTOS and the protocol-engineering toolbox CADP were mature enough for being applied to real, industrial applications, such as the multiprocessor systems developed by Bull.

In a first time, we have described formally, using LOTOS the PowerScale\textsuperscript{TM} multiprocessor architecture used in Bull’s ESCAL\textsuperscript{TM} series. Then, we focused in more detail on the PowerScale\textsuperscript{TM} bus arbitration protocol, using appropriate abstractions to cut down the complexity of the problem.

We identified four correctness requirements for the arbitration functionality, which we expressed in terms of equivalence and preorder relations between labelled transition systems.

Verification was performed automatically using the C\textsc{æ}s\textsc{æ}r and A\textsc{ld\textsc{é}b\textsc{ar}an tools. For each requirement, expressed in LOTOS, we generated the corresponding LTS. Due to lack of memory space, we have not been able to do the same for the arbitration protocol, since its LTS was much too large for being generated. We used instead a compositional verification approach, by splitting the LOTOS description into three parts, the LTSs of which could be generated and minimized separately. Then, these LTSs were combined together and compared on-the-fly against the requirements. By doing so, we were able to prove the correctness of the arbitration protocol. This protocol was already tested and simulated, which explains that no misconceptions were found. However, we discovered an error in a proposed variant of the bus arbiter (which is not actually implemented in Bull products).
This case study was performed in a relatively short lapse of time. Producing the first LOTOS description (whole PowerScale™ architecture) took 8 man.months, including the time spent in learning both PowerScale™ and LOTOS. Producing the second LOTOS description (arbitration functionality) took 1.5 man.months only, including the preliminary debugging using interactive simulation. Requirement capture and verification took about 1.5 man.months. The case-study was facilitated by the complementary expertises brought by the different authors: F. Zulian designed the PowerScale™ bus arbiter, G. Chehaibar and N. Tawbi performed the modelling and verification, H. Garavel and L. Mounier provided insights in using the CADP tools and expressing the requirements.

The results of this experiment are encouraging. It seems that LOTOS is appropriate for the description of hardware protocols and that the compositional and on-the-fly verification techniques implemented in the CADP tools allow to deal with mid-size industrial cases involving a fair degree of parallelism.

In this experiment, formal description and verification took place after the arbiter was already designed. In the near future, we intend to apply this approach to a cache coherency protocol for a new Bull architecture under development. We take aim at a complete technology transfer, by progressively integrating formal methods in the existing development process.

Acknowledgements

This work has been done in the framework of DYADE, the Bull-Inria Advanced Research Joint Venture. It has been supported by the Bull R&D PowerPC™ Technology Platforms Division, headed by Angelo Ramolini. The development of the CADP tools has been supported in part by the European Commission, under project ISC-CAN-65 "EUCALYPTUS-2: A European/Canadian LOTOS Protocol Tool Set".

References


